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Abstract 
A physics-based model for the surface potential and drain current for monolayer transition 
metal dichalcogenide (TMD) field-effect transistor (FET) is presented. Taking into account 
the 2D density-of-states of the atomic layer thick TMD and its impact on the quantum 
capacitance, a model for the surface potential is presented. Next, considering a drift-
diffusion mechanism for the carrier transport along the monolayer TMD, an explicit 
expression for the drain current has been derived. The model has been benchmarked with 
a measured prototype transistor. Based on the proposed model, the device design window 
targeting low-power applications is discussed.   
 
Index Terms- two dimensional materials, field-effect transistor, dichalcogenides, modeling 
 
Introduction 
 
A great deal of interest in two-dimensional materials analogues of graphene has appeared 
among the scientific community since the demonstration of isolated 2D atomic plane 
crystals from bulk crystals [1]. Dimensionality is key for the definition of material properties 
and the same chemical compound can exhibit dramatically different properties depending 
on whether it is arranged in dots (0D), wires (1D), sheets (2D) or bulk (3D) crystal 
structure. Notably, experimental studies of 2D atomic crystals were lacking until recently 
because of the difficulty in their identification [1]. Representative of this class are the 2D 
monolayer of transition metal dichalcogenides (TMD) with a chemical formula MX2, where 
M stands for a transition metal and X for Se, S, or Te. The potential of this family of 
layered materials for flexible electronics was proposed by Podzorov et al., who 
demonstrate an ambipolar WSe2 p-FET with high hole mobility (500 cm2/V-s) [2]. The 
electronic properties of TMDs vary from semiconducting (e.g., WSe2) to superconducting 
(e.g., NbSe2). The semiconducting monolayer TMDs, like MoS2, MoSe2, MoTe2, WS2, and 
WSe2 are predicted to exhibit a direct gap in the range of 1–2 eV [3]. The wide gap 
together with a promising ability to scale to short gate lengths because of the optimum 
electrostatic control of the channel, by virtue of its thinness, make monolayer TMDs very 
promising for low power switching and optoelectronics applications. The first 2D crystal 
based FET was demonstrated using a monolayer MoS2 as the active channel [4]. Low 
power switching with an ION/IOFF108 and subthreshold swing (SS) of 74 mV/decade at 
room temperature, was experimentally measured. More recently, a monolayer p-type 
WSe2 FET with an optimum SS  60 mV/decade and ION/IOFF >106 was demonstrated [5].  
 
To boost the development of 2D-material based transistor technology, modeling of the 
electrical characteristics is essential to cover aspects as device design optimization, 
projection of performances, and exploration of low-power switching circuits. Some models 
aimed to explore the performance limits of monolayer TMD transistors have been reported 
assuming ballistic transport [6,7]. However, the behavior of state-of-the art devices is far 
from ballistic and a diffusive transport regime seems more appropriate. In this context, I 
propose a model for the current-voltage (I-V) characteristics of monolayer TMD FETs, 
based on the drift-diffusion theory. As a previous step a surface potential model, 
accounting for the 2D density-of-states (DOS2D) of monolayer TMDs, is proposed. The 
DOS2D has a profound impact on the quantum capacitance, which is essentially different 
from that of a nanowire (1D) or a bulk (3D) material. Analytical expressions have been 
derived for both the surface potential and drain current covering both subthreshold and 
above threshold operation regions.  
 
Surface potential model 
 
Let us consider a dual-gate monolayer TMD FET with the cross-section depicted in the 
inset of Fig. 1a. It consists of one atomic layer thick TMD playing the role of the active 
channel. The source and drain electrodes contact the monolayer TMD and are assumed to 
be ohmic. The electrostatic modulation of the carrier concentration in the 2D sheet is 
achieved via a double-gate stack consisting of top and bottom gate dielectric and the 
corresponding metal gate. The source is grounded and considered the reference potential 
in the device. The electrostatics of this device can be understood using the equivalent 
capacitive circuit depicted in Fig. 2. Here, Ct and Cb are the top and bottom oxide 
capacitances and Cq represents the quantum capacitance of the 2D sheet. The charge 
density (per unit area) is calculated by integrating the DOS2D over all the energies and can 
be expressed as: 
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where Qp and Qn refer to the positive (holes) and negative (electrons) charge 
contributions, respectively; f(E) is the Fermi-Dirac function, and EF=qVc is the Fermi level. 
The parameter Vc represents the voltage drop across Cq or surface potential. For the sake 
of getting a simple model f(E)1 for E<EF and f(E)exp((EF-E)/kT) has been assumed. 
Noting that ܦܱܵଶ஽ሺܧሻ ൌ ܦ଴ ∑ ܪሺܧ െ௡ ܧ௡ሻ, with ܦ଴ ൌ ௠
כ
గ԰మ, where m* is the effective mass, En 
represents the energy of the nth-subband, H(E) is the Heaviside function, and considering 
that the ground state (n=0) is the more relevant in determining the carrier density, then Eq. 
(1) can be written as: 
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where E0=Eg/2 and Eg is the gap of the monolayer TMD. From Eq. (2), the quantum 
capacitance defined as Cq=-dQc/dVc, results in: 
 
ܥ௤ ൌ ܥ௤,௣ ൅ ܥ௤,௡ ൌ ݍଶܦ଴ ൅ ݍଶܦ଴݁
௤௏೎ିாబ௞் , ݍ ௖ܸ ൑ െܧ଴ 
ܥ௤ ൌ ܥ௤,௣ ൅ ܥ௤,௡ ൌ ݍଶܦ଴݁
ି௤௏೎ିாబ௞் ൅ ݍଶܦ଴݁
௤௏೎ିாబ௞் , ݍ| ௖ܸ| ൏ ܧ଴ 
ܥ௤ ൌ ܥ௤,௣ ൅ ܥ௤,௡ ൌ ݍଶܦ଴݁
ି௤௏೎ିாబ௞் ൅ ݍଶܦ଴ , ݍ ௖ܸ ൒ ܧ଴   ሺ3ሻ 
 
Under nonequilibrium conditions (Vds0), a single Fermi level cannot be assumed. Instead, 
two distinct quasi-Fermi levels for computing the electron Vn(x) and hole Vp(x) 
concentrations and currents have to considered. Here x denotes the transport direction. In 
this work I consider the modeling of unipolar p-FETs. Extension to unipolar n-FETs is 
straightforward. Coming back to Fig. 2, Vp(x) is zero at the source end (x=0) and Vds at the 
drain end (x=L). Applying basic circuit laws to the equivalent capacitive network, the 
following relation can be obtained: 
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where Vgs-Vgs0 and Vbs-Vbs0 are the top and back gate-source voltage overdrive, 
respectively. These quantities comprise work-function differences between the gates and 
the TMD monolayer, eventual charged interface states at the TMD monolayer/oxide 
interfaces, and intentional or unintentional doping of the TMD monolayer.  
 
Drain current model 
 
To model the drain current of a monolayer TMD p-FET a drift-diffusion transport is 
assumed under the form Ids=-WQp(x)v(x), where W is the gate width, and v(x) the hole drift 
velocity v=E, where E is the electric field and  is the hole effective mobility. Applying E=-
dVp(x)/dx, inserting the above expression for v, and integrating the resulting equation over 
the device length, the drain current becomes ܫௗ௦ ൌ ߤ ௐ௅ ׬ ܳ௣݀ ௣ܸ
௏೏ೞ
଴  . In order to get an 
explicit expression for the drain current, the integral is solved using Vc as the integration 
variable consistently expressing Qp as a function of Vc : 
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where Vcs is obtained from Eq. (4) as Vc(Vp=0). Similarly, Vcd is determined as Vc(Vp=Vds). 
Moreover, Eq. (4) provides the relation ௗ௏೛ௗ௏೎ ൌ െ ቀ1 ൅
஼೜,೛
஼೟ା஼್ቁ, where Cq,p=-dQp/dVc. Inserting 
this expression into Eq. (5), the following explicit drain current expression can be finally 
obtained: 
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where g(Vc) takes different forms whether ݍ ௖ܸ ൏ െܧ଴ (above threshold region) or ݍ ௖ܸ ൒
െܧ଴ (subthreshold region). To take into account eventual saturation velocity effects, the 
physical channel length should be replaced by an effective length ܮ௘௙௙ ൌ  ܮ ൅ ߤ |௏೏ೞ|௩ೞೌ೟ , where 
vsat is the hole saturation velocity.   
 
To test the model I have benchmarked the resulting I-V characteristics with experimental 
results reported in Ref. [5], which are unipolar p-type FETs with a channel consisting of a 
monolayer WSe2. The channel was contacted with Pd contacts acting as a source and 
drain electrodes. The p-type conduction is likely to the small barrier height to the valence 
band at the Pd-WSe2 interface. The gap of the monolayer WSe2 is Eg  1.68 eV and the 
valence band effective mass along the transport direction is calculated to be m*=0.64m0 (K 
 ), m0 being the free electron mass, estimated from the dispertion relations [3]. The 
device under test has L=9.4 m, W=1 m, top dielectric is ZrO2 of 17.5 nm and relative 
permittivity  12.5, and the bottom dielectric is silicon oxide of 270 nm. The backgate 
voltage was -40 V. The flat-band voltages Vgs0 and Vbs0 were tuned to -0.5 V and 0 V, 
respectively, to provide an appropriate shift of the transfer characteristics according to the 
experiment. A constant hole effective mobility of 250 cm2/V-s was assumed, consistent 
with measurements. A source/drain resistance of 300  provides a good fit with the 
experiment. The resulting I-V transfer and output characteristics are shown in Fig. 1. In 
accordance with the experiment a SS  60 mV/decade at room temperature and ION/IOff 
106 is predicted by the model (Fig. 1a). Note that no interface trap capacitance (Cit) was 
needed to be included in the model to match the experiment because the near ideal 
subthreshold slope suggests that Cit<<Cox. The output characteristics show saturation-like 
behavior at high Vds (Fig. 1b). Saturation velocity effects are not expected relevant for this 
transistor because ఓ௩ೞೌ೟ ~2.5 ݊݉/ܸ, giving Leff  L. At low Vds the model nicely reproduces 
the observed linear behavior, indicative of ohmic metal contacts. The agreement between 
the proposed model (solid lines) and the experiment (symbols) demonstrates its accuracy. 
Next, by using the model, the tradeoff between ION and ION/IOff is calculated (Fig. 3). Ten 
orders of magnitude between switching states could be achieved, although at the expense 
of the ION. For the reported transistor, an ION/IOff 106 with ION 1 A/m @ power supply 
voltage VDD=0.6 V could be achieved. Nevertheless, a huge improvement of the ION may 
be possible via channel length scaling. A simulation of an hypothetical transistor of L=100 
nm assuming the same hole mobility as the reference transistor gives a factor x100 of ON-
current improvement for a fixed ION/IOff. 
 
In conclusion, a surface potential and drain current model for monolayer TMD transistors 
has been proposed, taking into account the 2D semiconducting nature of monolayer 
TMDs. The drain current is formulated assuming a drift-diffusion theory, which seems 
appropriate for explaining the experimental results of reported devices till date. These 
transistors hold promise for low-power switching applications. The proposed model should 
be valid for other transistors relying on 2D atomic layer thick channels. 
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FIGURE CAPTIONS 
 
Fig. 1. Transfer (a) and output (b) characteristics obtained from the analytical model (solid 
lines) compared with experimental results from Ref. [5] (symbols). Inset: cross section of 
the dual-gate monolayer TMD transistor. 
 
Fig. 2. Equivalent capacitive circuit of the dual-gate monolayer TMD transistor. 
 
Fig. 3. Tradeoff between ON-current and ON-OFF current ratio 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
